전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8555CPXAPF 데이터시트(PDF) 12 Page - Freescale Semiconductor, Inc

부품명 MPC8555CPXAPF
상세설명  PowerQUICC??III Integrated Communications Processor Hardware Specifications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8555CPXAPF 데이터시트(HTML) 12 Page - Freescale Semiconductor, Inc

Back Button MPC8555CPXAPF Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8555CPXAPF Datasheet HTML 16Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 88 page
background image
MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4
12
Freescale Semiconductor
Power Characteristics
2.1.4
Output Driver Characteristics
Table 3 provides information on the characteristics of the output driver strengths. The values are
preliminary estimates.
3
Power Characteristics
The estimated typical power dissipation for this family of PowerQUICC III devices is shown in Table 4.
Table 3. Output Drive Capability
Driver Type
Programmable
Output Impedance
(
Ω)
Supply
Voltage
Notes
Local bus interface utilities signals
25
OVDD = 3.3 V
1
42 (default)
PCI signals
25
2
42 (default)
DDR signal
20
GVDD = 2.5 V
TSEC/10/100 signals
42
LVDD = 2.5/3.3 V
DUART, system control, I2C, JTAG
42
OVDD = 3.3 V
Notes:
1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.
2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.
Table 4. Power Dissipation(1) (2)
Notes:
1. The values do not include I/O supply power (OVDD, LVDD, GVDD) or AVDD.
CCB Frequency
(MHz)
Core Frequency
(MHz)
VDD
Typical Power(3)(4)
(W)
Maximum Power(5)
(W)
200
400
1.2
4.9
6.6
500
1.2
5.2
7.0
600
1.2
5.5
7.3
267
533
1.2
5.4
7.2
667
1.2
5.9
7.7
800
1.2
6.3
9.1
333
667
1.2
6.0
7.9
833
1.2
6.5
9.3
1000(6)
1.3
9.6
12.8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com