전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP93CS32F 데이터시트(PDF) 156 Page - Toshiba Semiconductor

부품명 TMP93CS32F
상세설명  CMOS 16-Bit Microcontroller
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS32F 데이터시트(HTML) 156 Page - Toshiba Semiconductor

Back Button TMP93CS32F Datasheet HTML 152Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 153Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 154Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 155Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 156Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 157Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 158Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 159Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 160Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 180 page
background image
TMP93CS32
2004-02-10
93CS32-154
4.4
Serial Channel Timing
(1) I/O interface mode
1. SCLK input mode
Variable
12.5 MHz
20 MHz
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
SCLK cycle
tSCY
16x
1.28
µs
0.8
µs
ns
Output data
→ Rising/falling edge of SCLK
tOSS tSCY/2 − 5x − 50
190
100
ns
SCLK rising/falling edge
→ Output data hold
tOHS
5x
− 100
300
150
ns
SCLK rising/falling edge
→ Input data hold
tHSR
0
0
0
ns
SCLK rising/falling edge
→ Effective data input tSRD
tSCY − 5x − 100
780
450
ns
Note: SCLK rising/falling timing; SCLK rising in the rising mode of SCLK,
SCLK falling in the falling mode of SCLK.
2. SCLK output mode
Variable
12.5 MHz
20 MHz
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
SCLK cycle (programmable)
tSCY
16x
8192x
1.28
µs 655.36 µs
0.8
µs
409.6
µs
ns
Output data
→ SCLK rising edge
tOSS tSCY − 2x − 150
970
550
ns
SCLK rising edge
→ Output data hold
tOHS
2x
− 80
80
20
ns
SCLK rising edge
→ Input data hold
tHSR
0
0
0
ns
SCLK rising edge
→ Effective data input
tSRD
tSCY − 2x − 150
970
550
ns
(2) UART mode (SCLK0 and SCLK1 are external input)
Variable
12.5 MHz
20 MHz
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
SCLK cycle
tSCY
4x
+ 20
340
220
ns
SCLK low level pulse width
tSCYL
2x
+ 5
165
105
ns
SCLK high level pulse width
tSCYH
2x
+ 5
165
105
ns
0
SCLK
(Input falling edge mode)
Output data TXD
SCLK
Output mode/
Input rising edge mode
123
3
2
1
0
tSCY
tOSS
tOHS
tSRD
tHSR
Valid
Valid
Valid
Valid
Input data RXD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com