전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP93CS32F 데이터시트(PDF) 28 Page - Toshiba Semiconductor

부품명 TMP93CS32F
상세설명  CMOS 16-Bit Microcontroller
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS32F 데이터시트(HTML) 28 Page - Toshiba Semiconductor

Back Button TMP93CS32F Datasheet HTML 24Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 25Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 26Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 27Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 28Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 29Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 30Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 31Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 32Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 180 page
background image
TMP93CS32
2004-02-10
93CS32-26
Resetting initializes the CPU mask registers <IFF2:0> to 7; therefore, maskable
interrupts are disabled.
The following (1) to (5) show a flowchart of interrupt processing.
(1) Maskable
(2) Non-maskable interrupt
(3) Interrupt nesting
(4) Software interrupt
(5) Interrupt sampling timing
During execution of the main program, the CPU
accepts an interrupt request. The CPU increments the
IFF so that the interrupts of level 1 are not accepted
during processing the interrupt routine.
(Main)
DI
[4]
[2]
[3]
RETI
[1]
SWI3
[5]
The CPU accepts the software interrupt request
during DI status(IFF
= 7) because of the level 7. The
IFF is not changed by the software interrupts.
(SWI3 routine)
Example:
(Underline): Instruction
[1], [2] …: Execution flow
RETI
(Main)
EI 3
[7]
[6]
RETI
[1]
INTT0
(Level 3)
[8]
If an interrupt with a level higher than the interrupt being
processed is generated, the CPU accepts the interrupt with the
higher level. The program counter which returns at e is the start
address of INTT0 interrupt routine.
(INTT0 interrupt routine)
XXX
INTT1
(Level 4)
[2]
[4]
RETI
[3]
[5]
(Main)
EI 3
[8]
[2]
[7]
RETI
[1]
INTT0
(Level 3)
[9]
During processing the interrupts of level 3, the IFF is set to 4.
When an interrupt with a level higher than level 4 is generated,
the CPU accepts the interrupt with the higher level, causing
interrupt processing to nest.
(INTT0 interrupt routine) (INTT1 interrupt routine)
IFF
← 4
IFF
← 3
[3]
INTT1
(Level 4)
[6]
[4]
[5]
IFF
← 5
IFF
← 4
(Main)
EI 1
[4]
[2]
[3]
RETI
[1]
INTT0
(Level 1)
[5]
(INTT0 interrupt routine)
IFF
← 2
IFF
← 1
(Main)
DI
[4]
[2]
[3]
RETI
[1]
NMI
(Level 7)
[5]
DI instruction is executed in the main program, so that
the interrupts of only level 7 are accepted. The CPU
does not increment the IFF even if the CPU accepts
an interrupt request of level 7.
(NMI interrupt routine)
IFF
← 7
IFF
← 7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com