전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP93CS32F 데이터시트(PDF) 20 Page - Toshiba Semiconductor

부품명 TMP93CS32F
상세설명  CMOS 16-Bit Microcontroller
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS32F 데이터시트(HTML) 20 Page - Toshiba Semiconductor

Back Button TMP93CS32F Datasheet HTML 16Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 17Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 18Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 19Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 20Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 21Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 22Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 23Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 24Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 180 page
background image
TMP93CS32
2004-02-10
93CS32-18
Table 3.3.3 Halt Releasing Source and Halt Releasing Operation
Interrupt Enable
Interrupt Disable
Interrupt Receiving Status
(Interrupt level)
≥ (Interrupt mask)
(Interrupt level)
< (Interrupt mask)
HALT Mode
RUN
IDLE2 IDLE1
STOP
RUN
IDLE2 IDLE1
STOP
NMI
♦
♦
♦
♦*1
−
−
−
−
INTWDT
♦
×
×
×
−
−
−
−
INT0
♦
♦
♦
♦*1
○
○
○
○*1
INT4 to INT7
♦
♦
×
×
×
×
×
×
INTT0 to INTT3
♦
♦
×
×
×
×
×
×
INTTR4 to INTTR7
♦
♦
×
×
×
×
×
×
INTO4, INTO5
♦
♦
×
×
×
×
×
×
INTRX0, TX0
♦
♦
×
×
×
×
×
×
INTRX1, TX1
♦
♦
×
×
×
×
×
×
Interrupt
INTAD
♦
×
×
×
×
×
×
×
Halt
releasing
source
RESET
♦
♦
♦
♦
♦
♦
♦
♦
♦:
After releasing the HALT mode, CPU starts interrupt processing. (RESET initializes LSI.)
○:
After releasing the HALT mode, CPU starts executing an instruction that follows the HALT instruction.
×:
It can not be used to release the HALT mode.
−:
This combination type does not exist because the priority level (interrupt request level) of non-maskable interrupts is fixed
to highest priority level “7”.
*1:
Releasing the HALT mode is executed after passing the warm-up time.
Note: When releasing the HALT mode is executed by INT0 interrupt of the level mode in the interrupt enabled status, hold level
“H” until starting interrupt processing. If level “L” is set, interrupt processing is correctly started.
(Example releasing “RUN” mode)
INT0 interrupt releases halt state when the RUN mode is on.
Address
8203H
LD
(IIMC), 00H
;
Selects INT0 interrupt rising edge.
8206H
LD
(INTE0AD), 06H
;
Sets interrupt level to “6” for INT0.
8209H
EI
5
;
Sets interrupt level to “5” for CPU.
820BH
LD
(WDMOD), 00H
;
Sets HALT mode to “RUN”.
820EH
HALT
;
Halts CPU.
INT0
INT0 Interrupt routine
RETI
820FH
LD
XX, XX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com