TMP86CS49FG datasheet(216/252 Pages) TOSHIBA

216 / 252 page

Page 202

16. Serial Bus Interface(I2C Bus) Ver.-D (SBI)

16.5 I2C Bus Control

TMP86CS49FG

When a stop condition on the bus or an arbitration lost is detected, the TRX is cleared to “0” by the hardware.

" Table 16-2 TRX changing conditions in each mode " shows TRX changing conditions in each mode and TRX

value after changing

When a serial bus interface circuit operates in the free data format, a slave address and a direction bit are not

recognized. They are handled as data just after generating a start condition. The TRX is not changed by a hard-

ware.

16.5.7 Start/stop condition generation

When the BB (Bit5 in SBISRB) is “0”, a slave address and a direction bit which are set to the SBIDBR are

output on a bus after generating a start condition by writing “1” to the MST, TRX, BB and PIN. It is necessary

to set ACK to “1” beforehand.

Figure 16-5 Start Condition Generation and Slave Address Generation

When the BB is “1”, sequence of generating a stop condition is started by writing “1” to the MST, TRX and

PIN, and “0” to the BB. Do not modify the contents of MST, TRX, BB and PIN until a stop condition is gener-

ated on a bus.

When a stop condition is generated and the SCL line on a bus is pulled-down to low level by another device,

a stop condition is generated after releasing the SCL line.

Figure 16-6 Stop Condition Generation

The bus condition can be indicated by reading the contents of the BB (Bit5 in SBISRB). The BB is set to “1”

when a start condition on a bus is detected (Bus Busy State) and is cleared to “0” when a stop condition is

detected (Bus Free State).

16.5.8 Interrupt service request and cancel

When a serial bus interface circuit is in the master mode and transferring a number of clocks set by the BC

and the ACK is complete, a serial bus interface interrupt request (INTSBI) is generated.

Table 16-2 TRX changing conditions in each mode

Mode

Direction Bit

Conditions

TRX after Changing

Slave

Mode

"0"

A received slave address is

the same value set to I2CAR

"0"

"1"

Master

Mode

"0"

ACK signal is returned

"1"

"0"

Slave address and the direction bit

Start condition

Acknowledge signal

R/W

SCL pin

SDA pin

Stop condition

SCL pin

SDA pin

TMP86CS49FG 데이터시트(PDF) 216 Page - Toshiba Semiconductor

TMP86CS49FG 데이터시트(HTML) 216 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL