TMC2192 datasheet(13/69 Pages) CADEKA

13 / 69 page

PRODUCT SPECIFICATION

TMC2192

REV. 1.0.0 8/13/03

Figure 8. Horizontal Timing

Vertical interval timing is also fully programmable, and is

established by loading the timing registers with the dura-

tion’s of each vertical timing element, the duration expressed

in PCK clock cycles. In this way as with horizontal program-

ming, any pixel rate between 10 and 15 Mpps can be accom-

modated, and any desired standard or non-standard vertical

video timing may be produced.

Like horizontal timing parameters, vertical timing parame-

ters are calculated as follows:

t = N x ( PCK period )

= N x ( 2 x PXCK period )

where N is the value loaded into the appropriate timing reg-

ister, and PCK is the pixel clock period.

The vertical interval comprises several different line types

based upon H, the Horizontal line time.

H = (2 x SL) + (2 x SH) [Vertical sync pulses]

= (2 x EL) + (2 x EH) [Equalization pulses]

Figure 9. Horizontal Timing – Vertical Blanking

The VB and VC control registers are added to produce the

half-lines needed in the vertical interval at the beginning and

end of some ﬁelds. These must properly mate with compo-

nents of the normal lines.

CBP

65-6294-10

Table 5. Horizontal Timing Speciﬁcations

Parameter

NTSC-M

(

µs)

PAL-I

(

µs)

PAL-M

(

µs)

1.5

1.65

1.9

4.7

4.95

0.6

0.9

2.5

2.25

CBP

1.6

2.55

1.8

52.6556

51.95

51.692

63.5556

64.0

63.492

H/2

65-6294-11

TMC2192 데이터시트(PDF) 13 Page - Cadeka Microcircuits LLC.

TMC2192 데이터시트(HTML) 13 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

데이터시트 다운로드

링크 URL