TMC2192 datasheet(38/69 Pages) CADEKA

38 / 69 page

TMC2192

PRODUCT SPECIFICATION

REV. 1.0.0 8/13/03

Control Register Deﬁnitions (continued)

General Control Register (0x06)

76543210

FORMAT

MODE

PDCDIR

TOUT

TSOUT

Reg

Bit

Name

Description

7-6

FORMAT

Video Format.

NTSC

PAL – B,G,H,I,N

PAL – M

Reserved

5-3

MODE

Video Mode.

000

MASTER with free-running subcarrier

001

SLAVE with free-running subcarrier

010

CCIR656 with free-running subcarrier

011

GENLOCK with subcarrier phase and frequency locked to the GRS

information.

100

MASTER with subcarrier phase reset every 8 fields

101

SLAVE with subcarrier phase reset every 8 fields

110

CCIR656 with subcarrier phase reset every 8 fields.

111

DRS-Lock with subcarrier phase and frequency locked to the DRS

information.

PDCDIR

PDC Directional Control.

When PDC is LOW, the PDC pin is an output.

When PDCDIR is HIGH, the PDC pin is an input that can override the

internally generated PDC and blank the active video of a line.

TOUT

External Sync Output Control.

When TOUT = LOW, a MPEG style field toggle is the output on pin VSOUT.

When TOUT = HIGH, a traditional vertical sync is the output on pin VSOUT.

TSOUT

External Sync Delay Control.

When the TSOUT is LOW, HSOUT, VSOUT are delayed to match

propagation delay through the chip. When TSOUT is HIGH, HSOUT,

VSOUT are aligned with the incoming data on the PD port.

TMC2192 데이터시트(PDF) 38 Page - Cadeka Microcircuits LLC.

TMC2192 데이터시트(HTML) 38 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

데이터시트 다운로드

링크 URL