| 전자부품 데이터시트 검색엔진 |
|
TMC2192 데이터시트(PDF) 39 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
TMC2192 데이터시트(HTML) 39 Page - Cadeka Microcircuits LLC. |
|
39 / 69 page ![]() PRODUCT SPECIFICATION TMC2192 REV. 1.0.0 8/13/03 39 Control Register Definitions (continued) Horizontal Ancillary Data Control Register (0x07) 76543210 LDFID SKFLIP DDSRST RESERVED ANCFREN ANCPHEN ANCTREN Reg Bit Name Description 07 7 LDFID Field Lock Select. When LDFID is HIGH, the FLD[2:0] pins are used as inputs to lock the field the that the TMC2192 is encoding. 5 PXCK’s after the falling edge of HSIN the FLD[2:0] pins are sampled. When LDFID is LOW, the FLD[2:0] pins output the current field that is being encoded. 07 6 SKFLIP Soft Key Inversion. When SKFLP is LOW, the key generated by the data keying is a normal state. When SKFLP is HIGH, the key generated by the data keying is a inverted state. 07 5 DDSRST DDS Reset. By inserting a logic HIGH into this register the DDS accumulator is reset to SYSPH value at the start of the next field 1 and DDSRST is reset LOW. This enables the DDS to be reset when the encoder is operating with a free running subcarrier. 07 4-3 RESERVED 07 2 ANCFREN Ancillary Frequency Enable. When HIGH, the encoder gets subcarrier frequency data (FREQ3-0) from incoming ancillary data (in accordance with FRV bit). When LOW, FREQ3-0 registers contain the subcarrier frequency data. 07 1 ANCPHEN Ancillary Phase Enable. When HIGH, the encoder gets subcarrier phase offset data (SCHPHL and SCHPHM) from incoming ancillary data (in accordance with PHV bit). When LOW, a default value of 0000h is used for subcarrier phase. 07 0 ANCTREN Ancillary Timing Enable. When HIGH, the encoder decodes incoming ancillary data to determine video timing (FIELD and SVF). When LOW, the ancillary timing reference data is ignored. Ancillary Data ID Register (0x08) 76543210 ANCID Reg Bit Name Description 08 7-0 ANCID Ancillary Data Identification. Bits 7-0 determine the ancillary data identification. Bit 0 is an odd parity bit. The value in this register must match that of the incoming ancillary data. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |