IMX35 datasheet(112/148 Pages) FREESCALE

112 / 148 page

i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6

Freescale Semiconductor

112

4.9.21

SPDIF Timing

SPDIF data is sent using bi-phase marking code. When encoding, the SPDIF data signal is modulated by

a clock that is twice the bit rate of the data signal.

Figure 91 shows SPDIF timing parameters, including the timing of the modulating Rx clock (SRCK) for

SPDIF in Rx mode and the timing of the modulating Tx clock (STCLK). for SPDIF in Tx mode.

SJ11

TCK low to TDO high impedance

—

SJ12

TRST assert time

100

—

SJ13

TRST set-up time to TCK low

—

1 On cases where SDMA TAP is put in the chain, the max. TCK frequency is limited by max. ratio of 1:8 of SDMA core frequency

to TCK limitation. This implies max. frequency of 8.25 MHz (or 121.2 ns) for 66 MHz IPG clock.

2 V

M = mid point voltage

Table 73. SPDIF Timing Parameters

Parameters

Symbol

Timing Parameter Range

Units

Min.

Max.

SPDIFIN Skew: asynchronous inputs, no specs apply

—

0.7

SPDIFOUT output (Load = 50 pf)

•Skew

• Transition rising

• Transition falling

—

1.5

24.2

31.3

SPDIFOUT1 output (Load = 30 pf)

•Skew

• Transition rising

• Transition falling

—

1.5

13.6

18.0

Modulating Rx clock (SRCK) period

srckp

40.0

—

SRCK high period

srckph

16.0

—

SRCK low period

srckpl

16.0

—

Modulating Tx clock (STCLK) period

stclkp

40.0

—

STCLK high period

stclkph

16.0

—

STCLK low period

stclkpl

16.0

—

Table 72. SJC Timing Parameters (continued)

Parameter

All Frequencies

Unit

Min.

Max.

IMX35 데이터시트(PDF) 112 Page - Freescale Semiconductor, Inc

IMX35 데이터시트(HTML) 112 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL