| 전자부품 데이터시트 검색엔진 |
|
IMX35 데이터시트(PDF) 113 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
IMX35 데이터시트(HTML) 113 Page - Freescale Semiconductor, Inc |
|
113 / 148 page ![]() i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6 Freescale Semiconductor 113 Figure 91. SRCK Timing Figure 92. STCLK Timing 4.9.22 SSI Electrical Specifications This section describes electrical characteristics of the SSI. NOTE • All of the timing for the SSI is given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures. • All timing is on AUDMUX signals when SSI is being used for data transfer. • “Tx” and “Rx” refer to the transmit and receive sections of the SSI, respectively. • For internal frame sync operations using the external clock, the FS timing will be the same as that of Tx Data (for example, during AC97 mode of operation). SRCK (Output) VM VM srckp srckph srckpl STCLK (Input) VM VM stclkp stclkph stclkpl |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |