LAN9730 datasheet(73/222 Pages) MICROCHIP

73 / 222 page

 2012-2015 Microchip Technology Inc.

DS00001946A-page 73

LAN9730/LAN9730i

TABLE 4-53:

TX CHECKSUM PREAMBLE

Field

Description

31:28

RESERVED

27:16

TXCSLOC - TX Checksum Location

This field specifies the byte offset where the TX checksum will be inserted in the TX packet. The

checksum will replace two bytes of data starting at this offset.

Note:

The TX checksum cannot be inserted in the MAC header (first 14 bytes) or in the last 4

bytes of the TX packet.

15:12

RESERVED

11:0

TXCSSP - TX Checksum Start Pointer

This field indicates start offset, in bytes, where the checksum calculation will begin in the associated

TX packet.

Note:

The data checksum calculation must not begin in the MAC header (first 14 bytes) or in

the last 4 bytes of the TX packet.

Note:

When the TXCOE is enabled, the third DWORD of the pre-pended packet is not transmitted. However, 4

bytes must be added to the packet length field in TX Command B.

Note:

Software applications must stop the transmitter and flush the TX data path before changing the state of the

TXCOE_EN bit. However, the CK bit of TX Command B can be set or cleared on a per-packet basis.

Note:

The TXCOE_MODE may only be changed if the TX path is disabled. If it is desired to change this value

during run time, it is safe to do so only after the TX Ethernet path is disabled and the TLI is empty.

Note:

The TX checksum preamble must be DWORD-aligned.

Note:

TX preamble size is accounted for in both the buffer length and packet length.

Note:

The first buffer, which contains the TX preamble, may not contain any Ethernet frame data.

LAN9730 데이터시트(PDF) 73 Page - Microchip Technology