| 전자부품 데이터시트 검색엔진 |
|
LAN9730 데이터시트(PDF) 20 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9730 데이터시트(HTML) 20 Page - Microchip Technology |
|
20 / 222 page ![]() LAN9730/LAN9730i DS00001946A-page 20 2012-2015 Microchip Technology Inc. TABLE 2-4: MISCELLANEOUS PINS Num Pins Name Symbol Buffer Type Description 1 PHY Select PHY_SEL IS (PD) Selects whether to use the internal Ethernet PHY or the external PHY connected to the MII port. 0 = Internal PHY is used. 1 = External PHY is used. Note: When in External PHY Mode, the internal PHY is placed into general power down after a POR. Refer to Section 4.6, "10/100 Internal Ethernet PHY" for details. 1 System Reset nRESET IS (PU) This active-low pin allows external hardware to reset the device. Note: This pin may be used to signal PME_CLEAR when PME Mode of operation is in effect. Refer to Chapter 5.0, "PME Operation" for additional information. 1 Ethernet Full-Duplex Indicator LED nFDX_LED OD12 (PU) This pin is driven low (LED on) when the Ethernet link is operating in Full-Duplex mode. General Pur- pose I/O 8 GPIO8 IS/O12/ OD12 (PU) This General Purpose I/O pin is fully programma- ble as either a push-pull output, an open-drain output or a Schmitt-triggered input. Note: This pin may be used to signal PME when External PHY and PME Modes of operation are in effect. Refer to Chapter 5.0, "PME Operation" for additional information. Note: By default this pin is configured as a GPIO. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |