LAN9730 datasheet(15/222 Pages) MICROCHIP

15 / 222 page

 2012-2015 Microchip Technology Inc.

DS00001946A-page 15

LAN9730/LAN9730i

1Transmit Data

(Internal PHY

Mode)

TXD3

IS/O8

(PU)

In Internal PHY Mode, this pin can be configured

to display the respective internal MII signal. Refer

to the Internal MII Visibility Enable (IME) bit of the

Hardware Configuration Register (HW_CFG) on

page 125 for additional information.

Transmit Data

(External

PHY Mode)

TXD3

(PU)

In External PHY Mode, this pin functions as the

transmit data 3 output to the external PHY.

General Pur-

pose I/O 7

(Internal PHY

Mode Only)

GPIO7

IS/O8/

OD8

(PU)

This General Purpose I/O pin is fully programma-

ble as either a push-pull output, an open-drain

output or a Schmitt-triggered input.

Note:

GPIO7 may provide additional external

PHY Link Up related functionality. Refer

to Section 4.12.2.4, "Enabling External

PHY Link Up Wake Events" for

additional information.

HSIC Output

Impedance

Configuration

Strap

50DRIVER_EN

(PU)

The 50DRIVER_EN strap selects the driver out-

put impedance for the HSIC_DATA and

HSIC_STROBE pins.

0 = 40 Ω output impedance

1 = 50 Ω output impedance

See Note 2-1 for more information on configura-

tion straps.

TABLE 2-1:

MII INTERFACE PINS (CONTINUED)

Num Pins

Name

Symbol

Buffer

Type

Description

LAN9730 데이터시트(PDF) 15 Page - Microchip Technology

LAN9730 데이터시트(HTML) 15 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL