전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Z80 데이터시트(PDF) 82 Page - Zilog, Inc.

부품명 Z80
상세설명  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 데이터시트(HTML) 82 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 78Page - Zilog, Inc. Z80 Datasheet HTML 79Page - Zilog, Inc. Z80 Datasheet HTML 80Page - Zilog, Inc. Z80 Datasheet HTML 81Page - Zilog, Inc. Z80 Datasheet HTML 82Page - Zilog, Inc. Z80 Datasheet HTML 83Page - Zilog, Inc. Z80 Datasheet HTML 84Page - Zilog, Inc. Z80 Datasheet HTML 85Page - Zilog, Inc. Z80 Datasheet HTML 86Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

states to be inserted in the DMA’s operation cycles, thereby slowing the
DMA to a speed that matches the memory or I/O device. The Applications
chapter contains a description of how the CE and WAIT inputs can be
multiplexed by the CPU’s BUSACK line.
CLK
System Clock (input). This pin is standard Z80 single-phase clock at 2.8
MHz (Z80 DMA) or 4.0 MHz (Z80A DMA). For slower system clocks, a
TTL gate with a pull-up resistor may be adequate to meet the timing and
voltage level specifications. For higher speed systems, use a clock driver
with an active pull-up to meet the VIH specification and rise time require-
ments. There should always be a resistive pull-up to the power supply (10
Kohms maximum), ensuring correct power at DMA reset.
D7-D0
System Data Bus (bidirectional, tristate). These pins transfer control bytes
from the CPU, status byes from the DMA, and data from memory or I/O
peripherals. Data transfers or searches by the DMA occur only when the
DMA controls both this bus and the address bus. When the CPU controls
these buses, it can write or read DMA control or status bytes.
IEI
Interrupt Enable In (input, active High). This line, combined with the IEO,
form a priority daisy-chain when there is more than one interrupting device.
A High on this line indicates that no other device of higher priority is inter-
rupting, thereby allowing this DMA to interrupt.
IEO
Interrupt Enable Out (output, active High). IEO is High only when IEI is
High and this DMA is not requesting an interrupt. Therefore, this signal
blocks lower priority devices from interrupting while a higher priority
device is being serviced by its CPU interrupt service routine. Unlike
devices in a bus-request daisy-chain, devices in an interrupt daisy-chain can



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com