전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Z80 데이터시트(PDF) 32 Page - Zilog, Inc.

부품명 Z80
상세설명  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 데이터시트(HTML) 32 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 28Page - Zilog, Inc. Z80 Datasheet HTML 29Page - Zilog, Inc. Z80 Datasheet HTML 30Page - Zilog, Inc. Z80 Datasheet HTML 31Page - Zilog, Inc. Z80 Datasheet HTML 32Page - Zilog, Inc. Z80 Datasheet HTML 33Page - Zilog, Inc. Z80 Datasheet HTML 34Page - Zilog, Inc. Z80 Datasheet HTML 35Page - Zilog, Inc. Z80 Datasheet HTML 36Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Counter/Timer Channels

IORQ
Input/Output Request from CPU (input, active Low). The IORQ signal
is used in conjunction with the CE and RD signals to transfer data and
channel control words between the Z80 CPU and the CTC. During a CTC
Write cycle, IORQ and CE must be true and RD false. The CTC does not
receive a specific write signal. Instead it generates one internally from the
inverse of a valid RD signal. In a CTC Read cycle, IORQ,CE,and RD
must be active to place the contents of the down-counter on the Z80 data
bus. If IORQ and M1 are both true, the CPU is acknowledging an interrupt
request, and the highest priority interrupting channel places its interrupt
vector on the Z80 data bus.
RD
Read Cycle Status from the CPU (input, active Low). The RD signal is
used in conjunction with the IORQ and CE signals to transfer data and
channel control words between the Z80 CPU and the CTC. During a CTC
Write Cycle, IORQ and CE must be true and RD false. The CTC does not
receive a specific write signal, instead it generates one internally from the
inverse of a valid RD signal. In a CTC Read cycle, IORQ CE,and RD must
be active to place the contents of the down-counter on the Z80 data bus.
IEI
Interrupt Enable In (input, active High). This signal is used to form a
system-wide interrupt daisy-chain which establishes priorities when more
than one peripheral device in the system has interrupting capability. A High
level on this pin indicates that no other interrupting devices of higher
priority in the daisy chain are being serviced by the Z80 CPU.
IEO
Interrupt Enable Out (output, active High. The IEO signal, in
conjunction with IEI, is used to form a system-wide interrupt priority
daisy-chain. IEO is High only if IEI is High and the CPU is not servicing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com