 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
Z80 데이터시트(PDF) 75 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z80 데이터시트(HTML) 75 Page - Zilog, Inc. |
|
|
75 / 330 page  < %27 2GTKRJGTCNU 7UGT /CPWCN UM008101-0601 Direct Memory Access Address Generation Two 26-bit addresses are generated by the DMA for every transfer oper- ation: one address for the source port and another for the destination port. The two addresses are multiplexed onto the address bus, according to whether the DMA is reading the source or writing to the destination. The two ports are arbitrarily named Port A and Port B. Both A and B can be either source or destination, either memory or I/O, and have fixed or variable addresses. Table 8. Maximum Transfer and Search Speeds (Burst and Continuous Modes) Action Z80 (2.4 MHz) Z80Z (4.0 MHz) DMA Simultaneous Transfer 1.25 MB/s 2.0 MB/s DMA Search Only DMA Simultaneous Transfer/Search DMA Sequential Transfer 0.625 MB/s 1.0 MB/s DMA Sequential Transfer/Search CPU Block Transfer Instruction 0.125 MB/s 0.200 MB/s Table 9. Reduction in Z80 CPU Throughput per Kbaud (Byte Mode Transfers) Action Z80 (2.4 MHz) Z80Z (4.0 MHz) DMA Sequential Transfer 0.085% 0.041% DMA Sequential Transfer/Search CPU Interrupt Driven Transfer 0.340% 0.213% |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
