| 전자부품 데이터시트 검색엔진 |
|
Z80 데이터시트(PDF) 45 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z80 데이터시트(HTML) 45 Page - Zilog, Inc. |
|
45 / 330 page ![]() < %27 2GTKRJGTCNU 7UGT /CPWCN UM008101-0601 Counter/Timer Channels detected asynchronously and must have a minimum width. The timing function is initiated in synchronization with Φ. A minimum setup time is required between the active edge of the CLK/TRG and the rising edge of Φ. If the CLK/TRG edge occurs closer than this, the initiation of the timer function will be delayed one cycle of Φ. Figure 11. CTC Counting and Timing CTC INTERRUPT SERVICING Overview Each CTC channel may be individually programmed to request an interrupt every time its down-counter reaches zero. The purpose of a CTC- generated interrupt is to force the CPU to execute an interrupt service routine. To use this feature the Z80 CPU must be programmed for Mode 2 interrupt response. In this mode, when a CTC channel interrupt request is acknowledged, a 16-bit pointer must be formed to obtain a corresponding interrupt service routine. The lower eight bits of the pointer are provided by the CTC in the form of an interrupt vector unique to the requesting channel. For further details, refer to the Z80 CPU User’s Manual. ZC/TO CLK/TRG Internal Counter Lead Time Zero Count |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |