전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GXM 데이터시트(PDF) 119 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 GXM
상세설명  Geode??GXm Processor Integrated x86 Solution with MMX Support
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

GXM 데이터시트(HTML) 119 Page - National Semiconductor (TI)

Back Button GXM Datasheet HTML 115Page - National Semiconductor (TI) GXM Datasheet HTML 116Page - National Semiconductor (TI) GXM Datasheet HTML 117Page - National Semiconductor (TI) GXM Datasheet HTML 118Page - National Semiconductor (TI) GXM Datasheet HTML 119Page - National Semiconductor (TI) GXM Datasheet HTML 120Page - National Semiconductor (TI) GXM Datasheet HTML 121Page - National Semiconductor (TI) GXM Datasheet HTML 122Page - National Semiconductor (TI) GXM Datasheet HTML 123Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 244 page
background image
Revision 3.1
119
www.national.com
Integrated Functions (Continued)
The SDRAM interface timings are programmable. The
SHFTSDCLK bits in the MC_MEM_CNTRL2 register can
be used to change the relationship between SDCLK and
the control/address/data signals. To meet setup and hold
time requirements for SDRAM across different board lay-
outs, the SHFTSDCLK bits are used. SHFTSDCLK bit val-
ues are selected based upon the SDRAM signals loads
and the core frequency (refer to Table 7-10 on page 190 ).
Figure 4-10 shows an example of how the SHFTSDCLK
bits setting affects SDCLK. The PCI clock is the input
clock to the GXm processor. The core clock is the internal
processor clock that is multiplied up. The memory control-
ler runs off this processor clock. The memory clock is gen-
erated by dividing down the processor clock. SDCLK is
generated from the memory clock. In the example dia-
gram, the processor clock is running 6X times the PCI
clockand thememoryclock is runningindivideby3
mode.
The SDRAM control, address, and data signals are driven
off edge "x" of the memory clock to be setup before edge
"y". With no shift applied, the control signals could end up
being latched on edge "x". A shift value of two or three
couldbeusedsothatSDCLKatthe SDRAM iscentered
around when the control signals change.
Figure 4-10. Effects of SHFTSDCLK Programming Bits Example
0
123
4
5
6
PCI Clock
Core Clock
Memory
Clock
(Internal)
(Internal)
CNTRL
SDCLK
SDCLK
(Note)
(Note)
Note: The first SDCLK shows how SDCLK operates with the SHFTSDCLK bits = 000, no shift.
The second SDCLK shows how SDCLK operates with the SHFTSDCLK bits = 001, shift 0.5 core clock.
(See MC_MEMCNTRL2 bits [5:3], Table 4-16 on page 108 , for remaining decode values.)
1
0
2
3
4
Shift =
Valid
xy
xy



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com