| 전자부품 데이터시트 검색엔진 |
|
PC87373 데이터시트(PDF) 51 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 데이터시트(HTML) 51 Page - National Semiconductor (TI) |
|
51 / 174 page ![]() 3.0 Device Architecture and Configuration (Continued) 51 www.national.com Revision 1.1 3.8.4 Drive ID Register This register is reset to 00h. This register controls bits 5 and 4 of the TDR register in Enhanced mode. Power Well: VDD3 Location: Index F1h Type: R/W Usage Hints: Some BIOS implementations support FDDs with automatic media sense; in this case, bit 5 of TDR register in Enhanced mode is interpreted as valid media sense when it is cleared to 0. If drive 0 and/or drive 1 do not support automatic media sense, bits 1 and/or 3 of the Drive ID register must be set to 1 (to indicate non-valid media sense). When Drive 0 or Drive 1 is selected, the Drive ID bit is reflected on bit 5 of TDR register in Enhanced mode. Bit 76543210 Name Reserved Drive 1 ID Drive 0 ID Reset 00000000 Bit Description 7-4 Reserved. 3-2 Drive 1 ID. When drive 1 is accessed, these bits are reflected on bits 5-4 of the TDR register, respectively. 1-0 Drive 0 ID. When drive 0 is accessed, these bits are reflected on bits 5-4 of the TDR register, respectively. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |