| 전자부품 데이터시트 검색엔진 |
|
LAN9250 데이터시트(PDF) 211 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9250 데이터시트(HTML) 211 Page - Microchip Technology |
|
211 / 421 page ![]() 2015 Microchip Technology Inc. DS00001913A-page 211 LAN9250 A block diagram of the main components of the PHY can be seen in Figure 12-1. 12.2.2 100BASE-TX TRANSMIT The 100BASE-TX transmit data path is shown in Figure 12-2. Shaded blocks are those which are internal to the PHY. Each major block is explained in the following sections. 12.2.2.1 100BASE-TX Transmit Data Across the Internal MII Interface For a transmission, the Host MAC drives the transmit data onto the internal MII TXD bus and asserts the internal MII TXEN to indicate valid data. The data is in the form of 4-bit wide 25 MHz data. FIGURE 12-1: PHY BLOCK DIAGRAM FIGURE 12-2: 100BASE-TX TRANSMIT DATA PATH HP Auto-MDIX TXPA/TXNA RXPA/RXNA To External Ethernet Pins 10/100 Transmitter 10/100 Reciever MII MAC Interface MII MDIO Auto- Negotiation To Host MAC To Host MAC PLL PHY Management Control Registers From System Clocks Controller Interrupts To System Interrupt Controller Port x MAC 100M TX Driver MLT-3 Converter NRZI Converter 4B/5B Encoder Magnetics CAT-5 RJ45 100M PLL Internal MII 25 MHz by 4 bits Internal MII Transmit Clock 25MHz by 5 bits NRZI MLT-3 MLT-3 MLT-3 MLT-3 Scrambler and PISO 125 Mbps Serial MII MAC Interface 25MHz by 4 bits |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |