| 전자부품 데이터시트 검색엔진 |
|
IMX7SCEC 데이터시트(PDF) 21 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC 데이터시트(HTML) 21 Page - NXP Semiconductors |
|
21 / 152 page ![]() Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 21 4.1.2 Thermal resistance 4.1.2.1 FPBGA case “X” and case “Y” package thermal resistance Table 8 displays the thermal resistance data. 4.1.3 Operating ranges Table 9 provides the operating ranges of the i.MX 7Solo family of processors. For details on the chip's power structure, see the “Power Management Unit (PMU)” chapter of the i.MX 7Solo Application Processor Reference Manual (IMX7SRM). 1 OVDD is the I/O supply voltage. Table 8. Thermal Resistance Data Rating Test conditions Symbol 12x12 pkg value 19x19 pkg value Unit Junction to Ambient1 1 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Single-layer board (1s); natural convection2 Four-layer board (2s2p); natural convection2 2 Per JEDEC JESD51-2 with the single layer board horizontal. Thermal test board meets JEDEC specification for the specified package. RθJA RθJA 55.4 32.6 44.4 30.2 oC/W oC/W Junction to Ambient1 Single-layer board (1s); airflow 200 ft/min2,3 Four-layer board (2s2p); airflow 200 ft/min2,3 3 Per JEDEC JESD51-6 with the board horizontal. RθJA RθJA 41.8 28.0 34.3 25.8 oC/W oC/W Junction to Board1,4 4 Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package. —RθJB 16.0 17.4 oC/W Junction to Case1,5 5 Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). —RθJC 10.5 10.4 oC/W Junction to Package Top1,6 6 Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT. Natural Convection ΨJT 0.2 0.2 oC/W Junction to Package Bottom Natural Convection RθB_CSB 15.3 17.3 oC/W Table 9. Operating ranges Parameter Description Symbol Min Typ Max1 Unit Comment Run Mode VDD_ARM 0.95 1.0 1.155 V Operation at 800 MHz and below VDD_SOC 0.95 1.0 1.25 V — |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |