 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
IMX7SCEC 데이터시트(PDF) 46 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC 데이터시트(HTML) 46 Page - NXP Semiconductors |
|
|
46 / 152 page  Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 46 Figure 9. Impedance matching load for measurement 4.7.1 DDR I/O output buffer impedance The LPDDR2 interface is designed to be fully compatible with JESD209-2B LPDDR2 JEDEC standard release June, 2009. The LPDDR3 interface mode is designed to be compatible with JESD209-3B JEDEC standard released August, 2013. The DDR3 interface is designed to be fully compatible with JESD79-3F DDR3 JEDEC standard release July, 2012. ipp_do Cload = 1p Ztl Ω, L = 20 inches predriver PMOS (Rpu) NMOS (Rpd) pad OVDD OVSS t,(ns) 0 U,(V) OVDD t,(ns) 0 VDD Vin (do) Vout (pad) U,(V) Vref Rpu = Vovdd - Vref1 Vref1 × Ztl Rpd = × Ztl Vref2 Vovdd - Vref2 Vref1 Vref2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
