 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
IMX7SCEC 데이터시트(PDF) 33 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC 데이터시트(HTML) 33 Page - NXP Semiconductors |
|
|
33 / 152 page  Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 33 Figure 4. i.MX 7Solo power-up sequence 4.1.9 Power-down sequence The i.MX7 processors have the following power-down sequence requirements: • VDD_SNVS _IN to be turned off last after any other power supply. • NVCC_DRAM/NVCC_DRAM_CKE to be turned off before VDD_SOC. • There are no special timing requirements forVDD_USB_OTG1_3P3_IN andVDD_USB_OTG2_3P3_IN. The power-down sequence is shown in Figure 5 with the following timing parameters: T4 Time from first power rails (except SNVS) to ramp down to all the power rails (except SNVS) get to ground, minimal delay is 0ms, no max delay requirement. T5 Time from all the power rails power down (except SNVS) to SVNS power down, minimal delay is 0ms, no max delay requirement. T7 Time from NVCC_DRAM/NVCC_DRAM_CKE power down to VDD_SOC power down, minimal delay is 0ms, no max delay requirement. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
