| 전자부품 데이터시트 검색엔진 |
|
IMX7SCEC 데이터시트(PDF) 85 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC 데이터시트(HTML) 85 Page - NXP Semiconductors |
|
85 / 152 page ![]() Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 85 4.10.3.1.3 MII asynchronous inputs signal timing (ENET_CRS and ENET_COL) Figure 53 shows MII asynchronous input timings. Table 61 describes the timing parameter (M9) shown in the figure. Figure 53. MII async inputs timing diagram 1 ENET_COL has the same timing in 10-Mbit 7-wire interface mode. 4.10.3.1.4 MII Serial management channel timing (ENET_MDIO and ENET_MDC) The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification. However the ENET can function correctly with a maximum MDC frequency of 15 MHz. Figure 54 shows MII asynchronous input timings. Table 62 describes the timing parameters (M10–M15) shown in the figure. Figure 54. MII serial management channel timing diagram Table 61. MII asynchronous inputs signal timing ID Characteristic Min. Max. Unit M91 ENET_CRS to ENET_COL minimum pulse width 1.5 — ENET_TX_CLK period ENET_CRS, ENET_COL M9 ENET_MDC (output) ENET_MDIO (output) M14 M15 M10 M11 M12 M13 ENET_MDIO (input) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |