 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
IMX7SCEC 데이터시트(PDF) 94 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC 데이터시트(HTML) 94 Page - NXP Semiconductors |
|
|
94 / 152 page  Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 94 ZOLP Single-ended output impedance. —110 — — Ω ΔZOLP(01-10) Single-ended output impedance mismatch driving opposite level —— — 20 % ΔZOLP(0-11) Single-ended output impedance mismatch driving same level —— — 5 % HS Line Receiver DC Specifications VIDTH Differential input high voltage threshold —— — 70 mV VIDTL Differential input low voltage threshold —-70 — — mV VIHHS Single ended input high voltage — — — 460 mV VILHS Single ended input low voltage —-40 — — mV VCMRXDC Input common mode voltage — 70 — 330 mV ZID Differential input impedance — 80 — 125 Ω LP Line Receiver DC Specifications VIL Input low voltage — — — 550 mV VIH Input high voltage — 920 — — mV VHYST Input hysteresis — 25 — — mV Contention Line Receiver DC Specifications VILF Input low fault threshold — 200 — 450 mV Table 69. Electrical and Timing Information(continued) Symbol Parameters Test Conditions Min Typ Max Unit |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
