IMX7SCEC datasheet(35/152 Pages) NXP

35 / 152 page

Electrical characteristics

i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017

NXP Semiconductors

4.2.1

Internal regulators

4.2.1.1

LDO_1P2

The LDO_1P2 regulator implements a programmable linear-regulator function from VDDA_1P8_IN (see

Table 9 for minimum and maximum input requirements). The typical output of the LDO, VDD_1P2_CAP,

is 1.2 V. It is intended for use with the USB HSIC PHY, which uses this voltage level for its output driver.

For additional information, see the “Power Management Unit (PMU)” chapter of the i.MX 7Solo

Application Processor Reference Manual (IMX7SRM).

4.2.1.2

LDO_1P0D

The LDO_1P0D regulator implements a programmable linear-regulator function from VDDA_1P8_IN

(see Table 9 for minimum and maximum input requirements). The typical output of the LDO,

VDD_1P0D_CAP, is 1.0 V. It is intended for use with the internal physical interfaces, including MIPI. For

additional information, see the i.MX 7Solo Application Processor Reference Manual (IMX7SRM).

4.2.1.3

LDO_1P0A

The LDO_1P0A regulator implements a programmable linear-regulator function from VDDA_1P8_IN

(see Table 9 for minimum and maximum input requirements). The typical output of the LDO,

VDD_1P0A_CAP, is 1.0 V. It is intended for use with the internal analog modules, including the XTAL,

ADC, PLL, and Temperature Sensor. For additional information, see the i.MX 7Solo Application Processor

Reference Manual (IMX7SRM).

4.2.1.4

LDO_USB1_1PO/LDO_USB2_1P0

The LDO_USB1_1P0/LDO_USB2_1P0 regulators implement a fixed linear-regulator function from

VDD_USB_OTG1_3P3_IN and VDD_USB_OTG2_3P3_IN power inputs respectively (see Table 9 for

minimum and maximum input requirements). The typical output voltage is 1.0 V. It is intended for use

with the internal USB physical interfaces (USB PHY1 and USB PHY2). For additional information, see

the i.MX 7Solo Application Processor Reference Manual (IMX7SRM).

Table 19. LDO parameters

Parameter

Min

Max

Units

PVCC_GPIO_AT3P3_1P8

1.6

1.98

VDD_1P2

1.1

1.32

LPSR_1P0

0.95

1.155

VDDA_PHY_1P8

1.6

1.98

USB_OTG1_1P0

0.95

1.155

IMX7SCEC 데이터시트(PDF) 35 Page - NXP Semiconductors

IMX7SCEC 데이터시트(HTML) 35 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL