IMX6SDLCEC datasheet(103/169 Pages) NXP

103 / 169 page

Electrical Characteristics

i.MX 6Solo/6DualLite Applications Processors for Consumer Products, Rev. 9, 11/2018

NXP Semiconductors

103

The maximum accuracy of UP/DOWN edge of controls is:

The maximum accuracy of UP/DOWN edge of IPP_DATA is:

The DISP_CLK_PERIOD, DI_CLK_PERIOD parameters are programmed through the registers.

IP13o Offset of VSYNC

Tovs

VSYNC_OFFSET

× Tdiclk

VSYNC_OFFSET—offset of Vsync edges

from a local start point, when a Vsync

should be active, in DI_CLK

×2

(0.5 DI_CLK Resolution). The

VSYNC_OFFSET should be built by

suitable DI’s counter.

IP8o

Offset of HSYNC

Tohs

HSYNC_OFFSET

× Tdiclk

HSYNC_OFFSET—offset of Hsync edges

from a local start point, when a Hsync

should be active, in DI_CLK

×2

(0.5 DI_CLK Resolution). The

HSYNC_OFFSET should be built by

suitable DI’s counter.

IP9o

Offset of DRDY

Todrdy

DRDY_OFFSET

× Tdiclk

DRDY_OFFSET—offset of DRDY edges

from a suitable local start point, when a

corresponding data has been set on the

bus, in DI_CLK

×2

(0.5 DI_CLK Resolution).

The DRDY_OFFSET should be built by

suitable DI’s counter.

1Display interface clock period immediate value.

DISP_CLK_PERIOD—number of DI_CLK per one Tdicp. Resolution 1/16 of DI_CLK.

DI_CLK_PERIOD—relation of between programing clock frequency and current system clock frequency

Display interface clock period average value.

2 DI’s counter can define offset, period and UP/DOWN characteristic of output signal according to programed parameters of the

counter. Same of parameters in the table are not defined by DI’s registers directly (by name), but can be generated by

corresponding DI’s counter. The SCREEN_WIDTH is an input value for DI’s HSYNC generation counter. The distance

between HSYNCs is a SCREEN_WIDTH.

Table 67. Synchronous Display Interface Timing Characteristics (Pixel Level) (continued)

Parameter

Symbol

Value

Description

Unit

Tdicp

Tdiclk

DISP_CLK_PERIOD

DI_CLK_PERIOD

----------------------------------------------------

for integer DISP_CLK_PERIOD

DI_CLK_PERIOD

----------------------------------------------------

Tdiclk floor

DISP_CLK_PERIOD

DI_CLK_PERIOD

----------------------------------------------------

0.5 0.5





for fractional DISP_CLK_PERIOD

DI_CLK_PERIOD

----------------------------------------------------











Tdicp

Tdiclk

DISP_CLK_PERIOD

DI_CLK_PERIOD

----------------------------------------------------

Accuracy

0.5 Tdiclk

() 0.62ns

Accuracy

Tdiclk 0.62ns

IMX6SDLCEC 데이터시트(PDF) 103 Page - NXP Semiconductors

IMX6SDLCEC 데이터시트(HTML) 103 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL