 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPD17062 데이터시트(PDF) 161 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD17062 데이터시트(HTML) 161 Page - Renesas Technology Corp |
|
|
161 / 298 page  159 µPD17062 (2) Cautions in using the P0D0/ADC2 to P0D3/ADC5 pins for an A/D converter P0D3/ADC5 P0D2/ADC4 P0D1/ADC3 P0D0/ADC2 A/D input A/D input Latch General-purpose port If one of the P0D0/ADC2 to P0D3/ADC5 pins is selected for an A/D converter (only one pin can be selected at one time), it is disconnected from the input latch and connected to the internal A/D converter input. If a pin happens to be at a high level when it is selected for an A/D converter, the latch circuit is held at a high. If the HALT 0001B instruction is executed under the above condition, the halt state is released immediately because the input latch is at a high. To solve the above problem, specify the input port so that a low level is input to the A/D converter, before executing the HALT 0001B instruction. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
