전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HCS08 데이터시트(PDF) 45 Page - NXP Semiconductors

부품명 HCS08
상세설명  HCS08 Microcontrollers
PDF  198 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HCS08 데이터시트(HTML) 45 Page - NXP Semiconductors

Back Button HCS08 Datasheet HTML 41Page - NXP Semiconductors HCS08 Datasheet HTML 42Page - NXP Semiconductors HCS08 Datasheet HTML 43Page - NXP Semiconductors HCS08 Datasheet HTML 44Page - NXP Semiconductors HCS08 Datasheet HTML 45Page - NXP Semiconductors HCS08 Datasheet HTML 46Page - NXP Semiconductors HCS08 Datasheet HTML 47Page - NXP Semiconductors HCS08 Datasheet HTML 48Page - NXP Semiconductors HCS08 Datasheet HTML 49Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 198 page
background image
Chapter 4 Memory Map and Register Definition
MC9S08QD4 Series MCU Data Sheet, Rev. 6
Freescale Semiconductor
45
if PRDIV8 = 0 – fFCLK = fBus ÷ (DIV + 1)
Eqn. 4-1
if PRDIV8 = 1 – fFCLK = fBus ÷ (8 × (DIV + 1))
Eqn. 4-2
Table 4-7 shows the appropriate values for PRDIV8 and DIV for selected bus frequencies.
76
54
321
0
RDIVLD
PRDIV8
DIV
W
Reset
000
00
000
= Unimplemented or Reserved
Figure 4-5. Flash Clock Divider Register (FCDIV)
Table 4-6. FCDIV Register Field Descriptions
Field
Description
7
DIVLD
Divisor Loaded Status Flag — When set, this read-only status flag indicates that the FCDIV register has been
written since reset. Reset clears this bit and the first write to this register causes this bit to become set regardless
of the data written.
0 FCDIV has not been written since reset; erase and program operations disabled for flash.
1 FCDIV has been written since reset; erase and program operations enabled for flash.
6
PRDIV8
Prescale (Divide) Flash Clock by 8
0 Clock input to the flash clock divider is the bus rate clock.
1 Clock input to the flash clock divider is the bus rate clock divided by 8.
5:0
DIV
Divisor for Flash Clock Divider — The flash clock divider divides the bus rate clock (or the bus rate clock
divided by 8 if PRDIV8 = 1) by the value in the 6-bit DIV field plus one. The resulting frequency of the internal
flash clock must fall within the range of 200 kHz to 150 kHz for proper flash operations. Program/Erase timing
pulses are one cycle of this internal flash clock which corresponds to a range of 5
μs to 6.7 μs. The automated
programming logic uses an integer number of these pulses to complete an erase or program operation. See
Equation 4-1 and Equation 4-2.
Table 4-7. Flash Clock Divider Settings
fBus
PRDIV8
(Binary)
DIV
(Decimal)
fFCLK
Program/Erase Timing Pulse
(5
μs Min, 6.7 μs Max)
8 MHz
0
39
200 kHz
5
μs
4 MHz
0
19
200 kHz
5
μs
2 MHz
0
9
200 kHz
5
μs
1 MHz
0
4
200 kHz
5
μs
200 kHz
0
0
200 kHz
5
μs
150 kHz
0
0
150 kHz
6.7
μs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com