AT90SCR100 datasheet(284/433 Pages) ATMEL

284 / 433 page

284

TPR0327AY–SMS–30Jan09

AT90SCR100

Figure 21-7.

SPI - Slave with DPRAM operation - Second part

If the number of bytes to be received or sent is not known, a timeout can be used. It can be acti-

vated by entering a time bit value in the HSSPITIMEOUT and setting the HSSPICR.STTTO bit.

As the amount of data is unknown, the two registers (HSSPICNT) have to be set to the maxi-

mum value, 16. When the timeout occurs, the HSSPIIR.TIMEOUT bit is set. If the HSSPI

interrupt enable bit and the HSSPIIER.TIMEOUTIE bit have been previously set, an interrupt is

generated. The number of byte received is available in the HSSPICNT register. Clearing the

HSSPIIR.TIMEOUT bit by soft or by setting the HSSPICR.STTTO bit will update the internal

DPRAM

nb_data to

receive known?

LABEL

"RECEIVE DATA"

nb_data to receive >16?

rx_buf_full?

Write nb_data to

receive in HSSPICNT

Write 16 in HSSPICNT

Wait BTD (HSSPIIR)

Write 16 in

HSSPICNT

Clear BTD (HSSPIIR)

YES

GOTO LABEL

"RECEIVE DATA UK"

Clear BTD (HSSPIIR)

nb_data to receive >16?

YES

Write nb_data left

in HSSPICNT

Read HSSPICNT

Start copy of received data into

RAM using HSSPIDMA.

Read received data directly in RAM

Read HSSPICNT

Start copy of received data into

RAM using HSSPIDMA.

Read received data directly in RAM

AT90SCR100 데이터시트(PDF) 284 Page - ATMEL Corporation

AT90SCR100 데이터시트(HTML) 284 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL