6402 datasheet(67/250 Pages) INTEL

67 / 250 page

Intel® 6400/6402 Advanced Memory Buffer Datasheet

Debug and Logic Analyzer Mode

5.1.9

LAI Block Diagram

Figure 5-9 is a block diagram of the LAI implementation.

The LAI block defines a frame from the host (not the AMB) point-of-view, so the slota

command is delayed by one core cycle relative to the slotb and slotc commands. The

southbound delay pipeline consists of one set of core registers for slota, and one set of

core registers for delayed slota, and slotb and slotc.

The protocol unwrapping and pattern recognition block takes the registered

southbound frame and detects and logs any local events. Events are selected in this

same cycle, registered on the core clock, and then forwarded to the DDR cluster. The

southbound frame is also registered once more and forwarded to the DDR cluster.

The northbound registers the line this data to the same clock domain as the

southbound data before it is forwarded to the DDR cluster.

Figure 5-9. Block Diagram of AMB in LAI Mode

Reference clock

Southbound In

Northbound Out

Southbound Out

Northbound In

S[59:00]

CLK[p,n]

AMB in LAI Mode

SMB

TRIG[10:0]

QUAL

FRAME

N[83:00]

MODE

EV[3:0]

Retiming

Demux

Deskew

Southbound

Delay

Registers

Protocol

&Pattern

Recognition

Remainder of path unmodified*

Retiming &

Merge*

Demux

Deskew

Remainder of path unmodified*

Events

Selection,

Responses

Control/Status

Northbound

Delay

Registers

6402 데이터시트(PDF) 67 Page - Intel Corporation

6402 데이터시트(HTML) 67 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL