전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PIC24F16KA102 데이터시트(PDF) 16 Page - Microchip Technology

부품명 PIC24F16KA102
상세설명  Flash Programming Specifications
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC24F16KA102 데이터시트(HTML) 16 Page - Microchip Technology

Back Button PIC24F16KA102 Datasheet HTML 12Page - Microchip Technology PIC24F16KA102 Datasheet HTML 13Page - Microchip Technology PIC24F16KA102 Datasheet HTML 14Page - Microchip Technology PIC24F16KA102 Datasheet HTML 15Page - Microchip Technology PIC24F16KA102 Datasheet HTML 16Page - Microchip Technology PIC24F16KA102 Datasheet HTML 17Page - Microchip Technology PIC24F16KA102 Datasheet HTML 18Page - Microchip Technology PIC24F16KA102 Datasheet HTML 19Page - Microchip Technology PIC24F16KA102 Datasheet HTML 20Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 48 page
background image
PIC24FXXKAXXX
DS39919A-page 16
Advance Information
© 2008 Microchip Technology Inc.
3.8
Writing Configuration Registers
The procedure for writing the Configuration registers is
the same as for writing code memory. The only differ-
ence is that, only one word is programmed in each
operation. When writing Configuration registers, one
word is programmed during each operation, only work-
ing register, W0, is used as a temporary holding
register for the data to be programmed.
Table 3-7
provides
the
default
values
of
the
Configuration registers.
Table 3-7 provides the ICSP programming details for
programming the Configuration registers, including the
serial pattern with the ICSP command code, which
must be transmitted LSB first using the PGCx and
PGDx pins (see Figure 3-2). In Step 1 of Table 3-8, the
Reset vector is exited. In Step 2, the NVMCON register
is initialized for programming code memory. In Step 3,
the 24-bit starting destination address for programming
is loaded into the TBLPAG register and W7 register.
TABLE 3-7:
DEFAULT VALUES FOR
CONFIGURATION REGISTER
SERIAL INSTRUCTION
Note:
The TBLPAG register is hard-coded to
0xF8 (the upper byte address of all
locations of the Configuration registers).
Note:
The TBLPAG register must be loaded with
F8h.
Configuration
Registers
Value
FBS(3)
0Fh
FGS
03h
FOSCSEL
87h
FOSC
FFh
FWDT
DFh
FPOR(1)
FBh
FICD(2,3)
C3h
FDS(4)
FFh
Note 1:
The I2C2SEL bit (FPOR<4>) is not
implemented on PIC24FXXKAX01 and
PIC24FXXKAX00 devices and should be
programmed as ‘1’.
2:
The FICD<6> bit is a reserved bit and
should be programmed as ‘1’.
3:
The Configuration registers, FBS and
FICD, are reserved locations on
PIC24F04KA2XX devices, and should be
programmed with the default value given
above.
4:
The RTCSOSC bit (FDS<5>) is not
implemented on PIC24F04KA2XX
devices, and should be programmed
as ‘1’.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com