 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
XPC8260ZUIFBC 데이터시트(PDF) 29 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
XPC8260ZUIFBC 데이터시트(HTML) 29 Page - Freescale Semiconductor, Inc |
|
|
29 / 50 page  MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0 Freescale Semiconductor 29 Clock Configuration Modes 3.2.2 PCI Agent Mode The frequencies listed in Table 18 and Table 19 are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device. 1001_010 66 MHz 3.5 233 MHz 3.5 233 MHz 4/8 58/29 MHz 1001_011 66 MHz 3.5 233 MHz 4 266 MHz 4/8 58/29 MHz 1001_100 66 MHz 3.5 233 MHz 4.5 300 MHz 4/8 58/29 MHz 1010_000 100 MHz 2 200 MHz 2 200 MHz 3/6 66/33 MHz 1010_001 100 MHz 2 200 MHz 2.5 250 MHz 3/6 66/33 MHz 1010_010 100 MHz 2 200 MHz 3 300 MHz 3/6 66/33 MHz 1010_011 100 MHz 2 200 MHz 3.5 350 MHz 3/6 66/33 MHz 1010_100 100 MHz 2 200 MHz 4 400 MHz 3/6 66/33 MHz 1011_000 100 MHz 2.5 250 MHz 2 200 MHz 4/8 62/31 MHz 1011_001 100 MHz 2.5 250 MHz 2.5 250 MHz 4/8 62/31MHz 1011_010 100 MHz 2.5 250 MHz 3 300 MHz 4/8 62/31 MHz 1011_011 100 MHz 2.5 250 MHz 3.5 350 MHz 4/8 62/31 MHz 1011_100 100 MHz 2.5 250 MHz 4 400 MHz 4/8 62/31 MHz 1 Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user’s part. 2 The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic ‘1’), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.). Refer to Table 15. 3 In this mode, PCI_MODCK must be “0”. Table 18. Clock Default Configurations in PCI Agent Mode (MODCK_HI = 0000) MODCK[1–3]1 Input Clock Frequency (PCI)2 CPM Multiplication Factor2 CPM Frequency Core Multiplication Factor Core Frequency3 Bus Division Factor 60x Bus Frequency4 000 66/33 MHz 2/4 133 MHz 2.5 166 MHz 2 66 MHz 001 66/33 MHz 2/4 133 MHz 3 200 MHz 2 66 MHz 010 66/33 MHz 3/6 200 MHz 3 200 MHz 3 66 MHz 011 66/33 MHz 3/6 200 MHz 4 266 MHz 3 66 MHz Table 17. Clock Configuration Modes in PCI Host Mode (continued) MODCK_H – MODCK[1–3] Input Clock Frequency1 (Bus) CPM Multiplication Factor CPM Frequency Core Multiplication Factor Core Frequency PCI Division Factor2 PCI Frequency2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
