전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XPC8260ZUIFBC 데이터시트(PDF) 18 Page - Freescale Semiconductor, Inc

부품명 XPC8260ZUIFBC
상세설명  PowerQUICC II Integrated Communications Processor Hardware Specifications
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

XPC8260ZUIFBC 데이터시트(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button XPC8260ZUIFBC Datasheet HTML 14Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 15Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 16Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 17Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 18Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 19Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 20Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 21Page - Freescale Semiconductor, Inc XPC8260ZUIFBC Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 50 page
background image
MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0
18
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 8 shows PIO, timer, and DMA signals.
Figure 8. PIO, Timer, and DMA Signal Diagram
Table 10 lists SIU input characteristics.
Table 9. AC Characteristics for SIU Inputs1
1 Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings
are measured at the pin.
Spec Number
Characteristic
Setup (ns)
Hold (ns)
Max
Min
66 MHz 83 MHz 66 MHz 83 MHz
sp11
sp10
AACK/ARTRY/TA/TS/TEA/DBG/BG/BR
65
0.5
0.5
sp12
sp10
Data bus in normal mode
5
4
0.5
0.5
sp13
sp10
Data bus in ECC and PARITY modes
8
6
0.5
0.5
sp14
sp10
DP pins
7
6
0.5
0.5
sp15
sp10
All other pins
5
4
0.5
0.5
Sys clk
PIO/IDMA/TIMER[TGATE assertion] input signals
IDMA output signals
sp22
sp23
sp42/sp43
TIMER(sp42/43)/ PIO(sp42a/sp43a)
sp42a/sp43a
output signals
sp42/sp43
TIMER input signal [TGATE deassertion]
sp22
sp23
Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.
(See note)
(See note)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com