| 전자부품 데이터시트 검색엔진 |
|
XPC8260ZUIFBC 데이터시트(PDF) 19 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
XPC8260ZUIFBC 데이터시트(HTML) 19 Page - Freescale Semiconductor, Inc |
|
19 / 50 page ![]() MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0 Freescale Semiconductor 19 Electrical and Thermal Characteristics Table 10 lists SIU output characteristics. NOTE Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing. When data pipelining is activated, sp12 can be used for data bus setup even when ECC or PARITY are used. Also, sp33a can be used as the AC specification for DP signals. Table 10. AC Characteristics for SIU Outputs1 1 Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. Spec Number Characteristic Max Delay (ns) Min Delay (ns) Max Min 66 MHz 83 MHz 66 MHz 83 MHz sp31 sp30 PSDVAL/TEA/TA 76 0.5 0.5 sp32 sp30 ADD/ADD_atr./BADDR/CI/GBL/WT 8 6.5 0.5 0.5 sp33a sp30 Data bus 6.5 6.5 0.5 0.5 sp33b sp30 DP 8 7 0.5 0.5 sp34 sp30 Memory controller signals/ALE 6 5 0.5 0.5 sp35 sp30 All other signals 6 5.5 0.5 0.5 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |