CS89712 datasheet(129/170 Pages) CIRRUS

129 / 170 page

CS89712

DS502PP2

129

3.18.14 Self Control Register (SelfCTL, address offset 114h)

SelfCTL controls the operation of the LED outputs and the lower-power modes.

After reset, if no EEPROM is found by the CS89712, then the register has the following initial state. If an EEPROM

is found, then the register’s initial value may be set by the EEPROM. See Section 2.24,

“Programming the EE-

PROM”.

Reset value is: 0000 0000 0001 0101

5:0

RESET

010101

HCB1

HCB0

RESERVED

CBA

HC0E

RESERVED

SW Suspend

Bit

Description

5:0

010101: These bits provide an internal address used by the CS89712 to identify this as register

15, the Self Control Register.

RESET: When set, a chip-wide reset is initiated immediately. RESET is an Act-Once bit. This

bit is cleared as a result of the reset.

SWSuspend: When set, the CS89712 Ethernet port enters the software initiated Suspend

mode. Upon entering this mode, there is a partial reset. All Ethernet registers and circuits are

reset. There is no transmit nor receive activity in this mode. To come out of software Suspend,

the software issues an Write within the Ethernet port’s assigned memory space.

HC0E: The LINKLED or HC0 output pin is selected with this control bit. When HC0E is clear,

the output pin is LINKLED. When HC0E is set, the output pin is HC0 and the HCB0 bit (Bit E)

controls the pin.

HCB0: When HC0E (Bit C) is set, this bit controls the HC0 pin. If HCB0 is set, HC0 is low. If

HCB0 is clear, HC0 is high. HC0 may drive an LED or a logic gate. When HC0E (Bit C) is clear,

this control bit is ignored.

HCB1: When HC1E (Bit D) is set, this bit controls the HC1 pin. If HCB1 is set, HC1 is low. If

HCB1 is clear, HC1 is high. HC1 may drive an LED or a logic gate. When HC1E (Bit D) is clear,

this control bit is ignored.

Table 79. Self Control

CS89712 데이터시트(PDF) 129 Page - Cirrus Logic