| 전자부품 데이터시트 검색엔진 |
|
AR8327-AL1A-R 데이터시트(PDF) 88 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AR8327-AL1A-R 데이터시트(HTML) 88 Page - List of Unclassifed Manufacturers |
|
88 / 394 page ![]() 88 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch Atheros Communications, Inc. 88 • June 2011 COMPANY CONFIDENTIAL 6 R/W 1 sgmii_pll_bw 0, sgmii PLL bandwidth is low 1, sgmii PLL bandwidth is high (default) 5 R/W 0 sgmii_halftx 0, TX driver amplitude is normal (default) 1, TX driver amplitude is half 4 R/W 0 sgmii_en_sd 1, signal detection enabled 0, signal detection disabled and sgmii_fb_sdo = 0 3 R/W 1 sgmii_en_tx 1, TX driver is in idle and kept in 900mv 0, TX driver enabled 2 R/W 1 sgmii_en_rx 1, RX chain disabled, "clk125m_rx" and "dout_rx" could be any logic of 1 or 0 0, RX chain enabled 1 R/W 1 Sgmii_en_pll 1, sgmii PLL disable 0, dsgmii PLL enabled 0 R/W 0 Sgmii_en_lckdt 1, sgmii vco control voltage detector and lock detector enabled 0, disabled (default) Table 3-42. SGMII Control Register Bit R/W Inital Value Mnemonic Description |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |