| 전자부품 데이터시트 검색엔진 |
|
AR8327-AL1A-R 데이터시트(PDF) 60 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AR8327-AL1A-R 데이터시트(HTML) 60 Page - List of Unclassifed Manufacturers |
|
60 / 394 page ![]() 60 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch Atheros Communications, Inc. 60 • June 2011 COMPANY CONFIDENTIAL 3.2.3 PORT5 PAD MODE CTRL Address 0x0008 HW RST 19 R/W 0 SGMII_CLK125M_RX_SEL Configure the receive clock phase for MAC interface and must be set when using SerDes or SGMII module. 0 = rising edge 1 = falling edge 18 R/W 0 SGMII_CLK125M_TX_SEL Configure the transmit clock phase for SerDes interface 0 = rising edge 1 = falling edge 17 R/O 0 Reserved 16 R/O 0 Reserved 15 R/O 0 Reserved 14 R/W 0 Mac0_phy_gmii_en 1'b1 mac0 connected to cpu through GMII interface, phy mode 13 R/W 0 Mac0_phy_gmii_txclk_sel 1'b1 select invert clock input for port0 phymode, GMII interface txclk 12 R/W 0 Mac0_phy_gmii_rxclk_sel 1'b1 select invert clock output for port0 phymode, GMII interface rxclk 11 R/W 0 Mac0_phy_mii_pipe_rxclk_se l 1'b1 select clock edge for rxpipe,default is invert 10 R/W 0 Mac0_phy_mii_en 1'b1 mac0 connected to cpu through MII interface, phy mode 9 R/W 0 Mac0_phy_mii_txclk_sel 1'b1 select invert clock output for port0 phymode ,MII interface txclk 8 R/W 0 Mac0_phy_mii_rxclk_sel 1'b1 select invert clock output for port0 phymode ,MII interface rxclk 7 R/W 0 Mac0_sgmii_en 6 R/W 0 Mac0_mac_gmii_en 1'b1 mac0 connected to cpu through GMII interface, mac mode 5 R/W 0 Mac0_mac_gmii_txclk_sel 1'b1 select invert clock output for port0 macmode, GMII interface txclk 4 R/W 0 Mac0_mac_gmii_rxclk_sel 1'b1 select invert clock input for port0 macmode, GMII interface rxclk 3R/O 0 RESERVED 2 R/W 0 Mac0_mac_mii_en 1'b1 mac0 connected to cpu through MII interface, mac mode 1 R/W 0 Mac0_mac_mii_txclk_sel 1'b1 select invert clock input for port0 macmode, MII interface txclk 0 R/W 0 Mac0_mac_mii_rxclk_sel 1'b1 select invert clock input for port0 macmode, MII interface rxclk Table 3-5. PORT0 PAD MODE CTRL Register Bit R/W Inital Value Mnemonic Description |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |