VR4102 datasheet(103/701 Pages) NEC

103 / 701 page

CHAPTER 4 VR4102 PIPELINE

103

(1) Add instruction (Add rd, rs, rt)

IF stage

)1 of the IF stage, the eleven least-significant bits of the virtual address are used to access the

instruction cache. In

)2 of the IF stage, the cache index is compared with the page frame number

and the cache data is read out. The virtual PC is incremented by 4 so that the next instruction can

be fetched.

RF stage

During

)2, the 2-port register file is addressed with the rs and rt fields and the register data is valid

at the register file output. At the same time, bypass multiplexers select inputs from either the EX-

or DC-stage output in addition to the register file output, depending on the need for an operand

bypass.

EX stage

The ALU controls are set to do an A + B operation. The operands flow into the ALU inputs, and the

ALU operation is started. The result of the ALU operation is latched into the ALU output latch

during

)1.

DC stage

This stage is a NOP for this instruction. The data from the output of the EX stage (the ALU) is

moved into the output latch of the DC.

WB stage

During

)1, the WB latch feeds the data to the inputs of the register file, which is accessed by the

rd field. The file write strobe is enabled. By the end of

)1, the data is written into the file.

Figure 4-5. Add Instruction Pipeline Activities

IF1

Cycle

Phase

PCycle

PClock

IF2

RF1

RF2

EX1

EX2

DC1

DC2

WB1

WB2

ITLB

IDC

ITC

ICA

IDEC

VR4102 데이터시트(PDF) 103 Page - NEC

VR4102 데이터시트(HTML) 103 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL