VR4102 datasheet(104/701 Pages) NEC

104 / 701 page

CHAPTER 4 VR4102 PIPELINE

104

(2) Jump and Link Register instruction (JALR rd, rs)

IF stage

Same as the IF stage for the ADD instruction.

RF stage

A register specified in the rs field is read from the file during

)2 at the RF stage, and the value

read from the rs register is input to the virtual PC latch synchronously. This value is used to fetch

an instruction at the jump destination. The value of the virtual PC incremented during the IF stage

is incremented again to produce the link address PC + 8 where PC is the address of the JALR

instruction. The resulting value is the PC to which the program will eventually return. This value is

placed in the Link output latch of the Instruction Address unit.

EX stage

The PC + 8 value is moved from the Link output latch to the output latch of the EX stage.

DC stage

The PC + 8 value is moved from the output latch of the EX stage to the output latch of the DC

stage.

WB stage

Refer to the ADD instruction. Note that if no value is explicitly provided for rd then register 31 is

used as the default. If rd is explicitly specified, it cannot be the same register addressed by rs; if it

is, the result of executing such an instruction is undefined.

Figure 4-6. JALR Instruction Pipeline Activities

IF1

Cycle

Phase

PCycle

PClock

IF2

RF1

RF2

EX1

EX2

DC1

DC2

WB1

WB2

ITLB

IDC

ITC

ICA

IDEC

BAC

VR4102 데이터시트(PDF) 104 Page - NEC

VR4102 데이터시트(HTML) 104 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL