| 전자부품 데이터시트 검색엔진 |
|
VR4102 데이터시트(PDF) 152 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 데이터시트(HTML) 152 Page - NEC |
|
152 / 701 page ![]() CHAPTER 5 MEMORY MANAGEMENT SYSTEM 152 5.5.8 Cache Tag Registers (TagLo (28) and TagHi (29)) The TagLo and TagHi registers are 32-bit read/write registers that hold the primary cache tag and parity during cache initialization, cache diagnostics, or cache error processing. The Tag registers are written by the CACHE and MTC0 instructions. The P fields of these registers are ignored on Index Store Tag operations by the CACHE instruction. Parity is computed by the store operation. Figure 5-19 shows the format of these registers. Figure 5-19. TagLo and TagHi Registers 22 0 31 10 9 8 7 1 2 6 PTagLo V D W 0 W ’ P 1 1 1 1 1 5 22 0 31 10 9 8 1 PTagLo V 0 P 1 1 8 0 31 0 32 Instruction cache Data cache Tag Hi PTagLo: Specifies physical address bits 31 to 10. V : Valid bit D : Dirty bit. However, this bit is defined only for the compatibility with the VR4000 Series processors, and does not indicate the status of cache memory in spite of its readability and writability. This bit cannot change the status of cache memory. W : Write-back bit (set if cache line has been updated) W’ : Even parity for the write-back bit P : Even parity bit for primary cache tag 0 : Reserved for future use. Write 0 in a write operation. When this field is read, 0 is read. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |