| 전자부품 데이터시트 검색엔진 |
|
HCS08 데이터시트(PDF) 29 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
HCS08 데이터시트(HTML) 29 Page - Motorola, Inc |
|
29 / 290 page ![]() Data Sheet — MC9S08GB60/D V1.5 MOTOROLA 29 MC9S08GB/GT For information about controlling these pins as general-purpose I/O pins, see the Parallel Input/Output section. For information about how and when on-chip peripheral systems use these pins, refer to the appropriate section from Table 2-1. When an on-chip peripheral system is controlling a pin, data direction control bits still determine what is read from port data registers even though the peripheral module controls the pin direction by controlling the enable for the pin’s output buffer. See the Parallel Input/Output section for more details. Pullup enable bits for each input pin control whether on-chip pullup devices are enabled whenever the pin is acting as an input even if it is being controlled by an on-chip peripheral module. When the PTA7–PTA4 pins are controlled by the KBI module and are configured for rising-edge/high-level sensitivity, the pullup enable control bits enable pulldown devices rather than pullup devices. Similarly, when IRQ is configured as the IRQ input and is set to detect rising edges, the pullup enable control bit enables a pulldown device rather than a pullup device. Table 2-1 Pin Sharing References Port Pins Alternate Function Reference(1) NOTES: 1. See this section for information about modules that share these pins. PTA7–PTA0 KBI7–KBI0 Keyboard Interrupt (KBI) Module PTB7–PTB0 AD7–AD0 Analog-to-Digital Converter (ATD) Module PTC7–PTC4 — Parallel Input/Output PTC3–PTC2 SCL–SDA Inter-Integrated Circuit (IIC) Module PTC1–PTC0 RxD2–TxD2 Serial Communications Interface (SCI) Module PTD7–PTD3 TPM2CH4– TPM2CH0 Timer/PWM (TPM) Module PTD2–PTD0 TPM1CH2– TPM1CH0 Timer/PWM (TPM) Module PTE7–PTE6 — Parallel Input/Output PTE5 PTE4 PTE3 PTE2 SPSCK MISO MOSI SS Serial Peripheral Interface (SPI) Module PTE1–PTE0 RxD1–TxD1 Serial Communications Interface (SCI) Module PTF7–PTF0 — Parallel Input/Output PTG7–PTG3 — Parallel Input/Output PTG2–PTG1 EXTAL–XTAL Internal Clock Generator (ICG) Module PTG0 BKGD/MS Development Support |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |