| 전자부품 데이터시트 검색엔진 |
|
HCS08 데이터시트(PDF) 57 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
HCS08 데이터시트(HTML) 57 Page - Motorola, Inc |
|
57 / 290 page ![]() Data Sheet — MC9S08GB60/D V1.5 MOTOROLA 57 MC9S08GB/GT 4.6.1 FLASH Clock Divider Register (FCDIV) Bit 7 of this register is a read-only status flag. Bits 6 through 0 may be read at any time but can be written only one time. Before any erase or programming operations are possible, write to this register to set the frequency of the clock for the nonvolatile memory system within acceptable limits. DIVLD — Divisor Loaded Status Flag When set, this read-only status flag indicates that the FCDIV register has been written since reset. Reset clears this bit and the first write to this register causes this bit to become set regardless of the data written. 1 = FCDIV has been written since reset; erase and program operations enabled for FLASH. 0 = FCDIV has not been written since reset; erase and program operations disabled for FLASH. PRDIV8 — Prescale (Divide) FLASH Clock by 8 1 = Clock input to the FLASH clock divider is the bus rate clock divided by 8. 0 = Clock input to the FLASH clock divider is the bus rate clock. DIV5:DIV0 — Divisor for FLASH Clock Divider The FLASH clock divider divides the bus rate clock (or the bus rate clock divided by 8 if PRDIV8 = 1) by the value in the 6-bit DIV5:DIV0 field plus one. The resulting frequency of the internal FLASH clock must fall within the range of 200 kHz to 150 kHz for proper FLASH operations. Program/Erase timing pulses are one cycle of this internal FLASH clock which corresponds to a range of 5 µs to 6.7 µs. The automated programming logic uses an integer number of these pulses to complete an erase or program operation. Equation 1 if PRDIV8 = 0 — fFCLK = fBus ÷ ([DIV5:DIV0] + 1) Equation 2 if PRDIV8 = 1 — fFCLK = fBus ÷ (8 × ([DIV5:DIV0] + 1)) Table 4-6 shows the appropriate values for PRDIV8 and DIV5:DIV0 for selected bus frequencies. Bit 7 6 54321 Bit 0 Read: DIVLD PRDIV8 DIV5 DIV4 DIV3 DIV2 DIV1 DIV0 Write: Reset: 0 0 000000 = Unimplemented or Reserved Figure 4-4 FLASH Clock Divider Register (FCDIV) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |