전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8569E 데이터시트(PDF) 96 Page - Freescale Semiconductor, Inc

부품명 MPC8569E
상세설명  MPC8569E PowerQUICC III
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8569E 데이터시트(HTML) 96 Page - Freescale Semiconductor, Inc

Back Button MPC8569E Datasheet HTML 92Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 93Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 94Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 95Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 96Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 97Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 98Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 99Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 100Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 127 page
background image
MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
I2C
Freescale Semiconductor
96
2.12.2
I2C AC Electrical Specifications
The following table provides the AC timing parameters for the I2C interface.
Pulse width of spikes that must be suppressed by the
input filter
tI2KHKL
050
ns
3
Input current each I/O pin (input voltage is between
0.1
× OV
DD and 0.9 × OVDD (max) )
II
–10
10
μA4
Capacitance for each I/O pin
CI
—10
pF
—
Notes:
1. The min VILand max VIH values are based on the respective min and max OVIN values found in Table 3.
2. Output voltage (open drain or open collector) condition = 3 mA sink current.
3. See the MPC8569E PowerQUICC III Integrated Processor Family Reference Manual for information about the digital filter
used.
4. I/O pins obstruct the SDA and SCL lines if OVDD is switched off.
Table 58. I2C AC Timing Specifications
At recommended operating conditions with OVDD of 3.3 V ± 5%
Parameter
Symbol1
Min
Max
Unit
Notes
SCL clock frequency
fI2C
0400
kHz
2
Low period of the SCL clock
tI2CL
1.3
—
μs—
High period of the SCL clock
tI2CH
0.6
—
μs—
Setup time for a repeated START condition
tI2SVKH
0.6
—
μs—
Hold time (repeated) START condition (after this period,
the first clock pulse is generated)
tI2SXKL
0.6
—
μs—
Data setup time
tI2DVKH
100
—
ns
—
Data input hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
—
0
—
—
μs3
Data output delay time
tI2OVKL
—0.9
μs4
Setup time for STOP condition
tI2PVKH
0.6
—
μs—
Bus free time between a STOP and START condition
tI2KHDX
1.3
—
μs—
Table 57. I2C DC Electrical Characteristics (continued)
For recommended operating conditions, see Table 3
Parameter
Symbol
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com