전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8569E 데이터시트(PDF) 113 Page - Freescale Semiconductor, Inc

부품명 MPC8569E
상세설명  MPC8569E PowerQUICC III
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8569E 데이터시트(HTML) 113 Page - Freescale Semiconductor, Inc

Back Button MPC8569E Datasheet HTML 109Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 110Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 111Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 112Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 113Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 114Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 115Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 116Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 117Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 127 page
background image
SPI Interface
MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
113
The following figure provides the AC test load for the SPI.
Figure 64. SPI AC Test Load
Figure 65 and Figure 66 represent the AC timing from Table 75. Note that although the specifications generally reference the
rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.
The following figure shows the SPI timing in slave mode (external clock).
Figure 65. SPI AC Timing in Slave Mode (External Clock) Diagram
SPI inputs—Master mode (internal clock) input setup time
tNIIVKH
4—
ns
—
SPI inputs—Master mode (internal clock) input hold time
tNIIXKH
0—
ns
—
SPI inputs—Slave mode (external clock) input setup time
tNEIVKH
4—
ns
—
SPI inputs—Slave mode (external clock) input hold time
tNEIXKH
2—
ns
—
Note:
1 The symbols used for timing specifications follow the pattern of t
(first two letters of functional block)(signal)(state) (reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tNIKHOX symbolizes the internal
timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are
measured at the pin.
Table 75. SPI AC Timing Specifications (continued)
For recommended operating conditions, see Table 3
Parameter
Symbol1
Min
Max
Unit
Note
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
SPICLK (output)
tNEIXKH
tNEKHOV
Input Signals:
SPIMISO
(See Note)
Output Signals:
SPIMOSI
(See Note)
tNEIVKH
tNEKHOX
Note: The clock edge is selectable on SPI.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com