전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETV2501INPGF 데이터시트(PDF) 151 Page - Texas Instruments

Click here to check the latest version.
부품명 TNETV2501INPGF
상세설명  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF 데이터시트(HTML) 151 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 147Page - Texas Instruments TNETV2501INPGF Datasheet HTML 148Page - Texas Instruments TNETV2501INPGF Datasheet HTML 149Page - Texas Instruments TNETV2501INPGF Datasheet HTML 150Page - Texas Instruments TNETV2501INPGF Datasheet HTML 151Page - Texas Instruments TNETV2501INPGF Datasheet HTML 152Page - Texas Instruments TNETV2501INPGF Datasheet HTML 153Page - Texas Instruments TNETV2501INPGF Datasheet HTML 154Page - Texas Instruments TNETV2501INPGF Datasheet HTML 155Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 197 page
background image
Electrical Specifications
151
December 2002 − Revised November 2008
SPRS206K
ECLKOUTx
EMIF.CEx†
EMIF.BE[3:0]
EMIF.A[21:2]
EMIF.D[31:0]
EMIF.ARE/SADS/
SDCAS/SRE§
EMIF.AOE/SOE/SDRAS§
EMIF.AWE/SWE/SDWE§
BE1
BE2
BE3
BE4
Q1
Q2
Q3
Q4
PS9
PS1
PS4
PS5
PS8
PS9
PS6
PS7
PS3
PS1
PS2
BE1
BE2
BE3
BE4
A1
A2
EA3
A4
PS8
READ latency = 2‡
A3
† The read latency and the length of EMIF.CEx assertion are programmable via the SYNCRL and CEEXT fields, respectively, in the EMIF CE
Secondary Control Registers (CEx_SC1, CEx_SC2). In the figure, SYNCRL = 2 and CEEXT = 0.
‡ The following parameters are programmable via the EMIF CE Secondary Control Registers (CEx_SC1, CEx_SC2):
− Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
− Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
− EMIF.CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, EMIF.CEx goes inactive after the final command has
been issued (CEEXT = 0). For synchronous FIFO interface with glue, EMIF.CEx is active when EMIF.SOE is active (CEEXT = 1).
− Function of EMIF.SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, EMIF.SADS/SRE acts as EMIF.SADS with deselect
cycles (RENEN = 0). For FIFO interface, EMIF.SADS/SRE acts as EMIF.SRE with NO deselect cycles (RENEN = 1).
− Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
§ EMIF.ARE/SADS/SDCAS/SRE, EMIF.AOE/SOE/SDRAS, and EMIF.AWE/SWE/SDWE operate as EMIF.SADS/SRE, EMIF.SOE, and
EMIF.SWE, respectively, during programmable synchronous interface accesses.
Figure 5−10. Programmable Synchronous Interface Read Timings (With Read Latency = 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com