 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TNETV2501INPGF 데이터시트(PDF) 175 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2501INPGF 데이터시트(HTML) 175 Page - Texas Instruments |
|
|
175 / 197 page  Electrical Specifications 175 December 2002 − Revised November 2008 SPRS206K Table 5−37. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)†‡§ NO. MASTER SLAVE UNIT NO. MIN MAX MIN MAX UNIT M39 tsu(DRV–CKXH) Setup time, DR valid before CLKX high 13 0 − 5P ns M40 th(CKXH–DRV) Hold time, DR valid after CLKX high 1 9 + 6P ns M41 tsu(FXL–CKXH) Setup time, FSX low before CLKX high 10 ns M42 tc(CKX) Cycle time, CLKX 2P 16P ns † For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. ‡ P = (Divider2 Ratio)/(CPU Clock Frequency) in ns. For example, when running parts at 300 MHz with the slow peripheral domain at 1/2 the CPU clock frequency, use P = 2/300 MHz = 6.66 ns. § McBSP register values required to configure the McBSP as an SPI master and as an SPI slave are listed in the TMS320VC5501/5502/5503/5507/5509/5510 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (literature number SPRU592). Table 5−38. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)†‡§¶ NO. PARAMETER MASTER SLAVE UNIT NO. PARAMETER MIN MAX MIN MAX UNIT M34 td(CKXL–FXL) Delay time, CLKX low to FSX low# C − 2 C + 6 ns M35 td(FXL–CKXH) Delay time, FSX low to CLKX high|| T − 6 T + 4 ns M36 td(CKXL–DXV) Delay time, CLKX low to DX valid −4 6 4P 6P ns M37 tdis(CKXL–DXHZ) Disable time, DX high impedance following last data bit from CLKX low −2 10 3P + 4 4P + 18 ns M38 td(FXL–DXV) Delay time, FSX low to DX valid D − 2 D +10 2P − 4 4P + 10 ns † For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. ‡ P = (Divider2 Ratio)/(CPU Clock Frequency) in ns. For example, when running parts at 300 MHz with the slow peripheral domain at 1/2 the CPU clock frequency, use P = 2/300 MHz = 6.66 ns. § McBSP register values required to configure the McBSP as an SPI master and as an SPI slave are listed in the TMS320VC5501/5502/5503/5507/5509/5510 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (literature number SPRU592). ¶ T = CLKX period = (1 + CLKGDV) * P C = CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is even D = CLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even # FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP || FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX). LSB M41 M35 M42 M38 M36 M39 M40 MSB CLKX FSX DX DR Bit (n−1) (n−2) (n−3) (n−4) Bit 0 Bit 0 Bit (n−1) (n−2) (n−3) (n−4) M34 M37 Figure 5−36. McBSP Timings as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
