전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9689-2000EBZ 데이터시트(PDF) 9 Page - Analog Devices

부품명 AD9689-2000EBZ
상세설명  Dual Analog-to-Digital Converter
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9689-2000EBZ 데이터시트(HTML) 9 Page - Analog Devices

Back Button AD9689-2000EBZ Datasheet HTML 5Page - Analog Devices AD9689-2000EBZ Datasheet HTML 6Page - Analog Devices AD9689-2000EBZ Datasheet HTML 7Page - Analog Devices AD9689-2000EBZ Datasheet HTML 8Page - Analog Devices AD9689-2000EBZ Datasheet HTML 9Page - Analog Devices AD9689-2000EBZ Datasheet HTML 10Page - Analog Devices AD9689-2000EBZ Datasheet HTML 11Page - Analog Devices AD9689-2000EBZ Datasheet HTML 12Page - Analog Devices AD9689-2000EBZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 134 page
background image
Data Sheet
AD9689
Rev. A | Page 9 of 134
SWITCHING SPECIFICATIONS
AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V,
SPIVDD = 1.9 V, default SPI settings, −10°C ≤ TJ ≤ +120°C,1 unless otherwise noted. Typical specifications represent performance at
TJ = 70°C (TA = 25°C).
Table 4.
2.0 GSPS
2.6 GSPS
Parameter
Min
Typ
Max
Min
Typ
Max
Unit
CLOCK
Clock Rate at CLK+/CLK− Pins
6
6
GHz
Sample Rate2
1200
2000
2100
1900
2600
2700
MSPS
Clock Pulse Width High
238.096
185.185
ps
Clock Pulse Width Low
238.096
185.185
ps
OUTPUT PARAMETERS
Unit Interval (UI)3
62.5
66.67
592.6
62.5
66.67
592.6
ps
Rise Time (tR) (20% to 80% into 100 Ω Load)
26
26
ps
Fall Time (tF) (20% to 80% into 100 Ω Load)
26
26
ps
Phase-Locked Loop (PLL) Lock Time
5
5
ms
Data Rate per Channel (Nonreturn to Zero)4
1.6875
13
16
1.6875
13
16
Gbps
LATENCY 5
Pipeline Latency6
75
75
Clock cycles
Fast Detect Latency
26
26
Clock cycles
NCO Channel Selection to Output
8
8
Clock cycles
WAKE-UP TIME
Standby
400
400
µs
Power-Down
15
15
ms
APERTURE
Delay (tA)
250
250
ps
Uncertainty (Jitter, tJ)
55
55
fs rms
Out of Range Recovery Time
1
1
Clock cycles
1
The junction temperature (TJ) range of −10°C to +120°C translates to an ambient temperature (TA) range of −40°C to +85°C.
2
The maximum sample rate is the clock rate after the divider.
3
Baud rate = 1/UI. A subset of this range can be supported.
4
Default L = 8. This number can be changed based on the sample rate and decimation ratio.
5
No DDCs used. L = 8, M = 2, and F = 1.
6
Refer to the Latency section for more details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com