| 전자부품 데이터시트 검색엔진 |
|
AD9689-2000EBZ 데이터시트(PDF) 15 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9689-2000EBZ 데이터시트(HTML) 15 Page - Analog Devices |
|
15 / 134 page ![]() Data Sheet AD9689 Rev. A | Page 15 of 134 Pin No. Mnemonic Type Description Digital Controls L5 CSB Input SPI Chip Select (Active Low). L6 SCLK Input SPI Serial Clock. L7 SDIO Input/output SPI Serial Data Input/Output. L8 PDWN/STBY Input Power-Down Input (Active High). The operation of this pin depends on the SPI mode and can be configured as power-down or standby. 1 See the Theory of Operation section and the Applications Information section for more information on isolating the planes for optimal performance. 2 Denotes clock domain. 3 Denotes SYSREF± domain. 4 Denotes isolation domain. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |