FXLS93421 datasheet(46/254 Pages) NXP

46 / 254 page

NXP Semiconductors

FXLS9xxxx

Dual channel inertial sensor

DEVINIT

Condition

Normal operation

Device Initialization in Process

Table 54. Device initialization (DEVINIT)

11.2.2.9 VBUF under-voltage error (VBUFUV_ERR)

The VBUF under-voltage error bit is set if the VBUF voltage falls below the voltage

specified in Section 10.4. See Section 11.4 for details on the VBUF under-voltage monitor.

A common timer is used for all error bits in the DEVSTAT1 register. If any supply error

is present, the timer is reset to tUVOV_RCV. This bit is cleared based on the state of the

SUP_ERR_DIS bit in the DEVLOCK_WR register as shown in Section 11.2.2.5.

VBUFUV_ERR

Error condition

No error detected

VBUF Voltage Low

Table 55. VBUF under-voltage error (VBUFUV_ERR)

11.2.2.10 BUS IN under-voltage error (BUSINUV_ERR)

The BUS IN under-voltage error bit is set if the BUS_IN voltage falls below the voltage

specified in Section 10.4. See Section 11.4 for details on the BUS IN under-voltage

monitor. A common timer is used for all error bits in the DEVSTAT1 register. If any supply

error is present, the timer is reset to tUVOV_RCV. This bit is cleared based on the state of

the SUP_ER-R_DIS bit in the DEVLOCK_WR register as shown in Section 11.2.2.5.

BUSINUV_ERR

Error condition

No error detected

BUS_IN Voltage Low

Table 56. BUS IN under-voltage error (BUSINUV_ERR)

11.2.2.11 VBUF over-voltage error (VBUFOV_ERR)

The VBUF over-voltage error bit is set if the VBUF voltage rises above the voltage

specified in Section 10.4. See Section 11.4 for details on the VBUF over-voltage monitor.

A common timer is used for all error bits in the DEVSTAT1 register. If any supply error

is present, the timer is reset to tUVOV_RCV. This bit is cleared based on the state of the

SUP_ERR_DIS bit in the DEVLOCK_WR register as shown in Section 11.2.2.5.

VBUFUV_ERR

Error condition

No error detected

VBUF Voltage High

Table 57. VBUF over-voltage error (VBUFOV_ERR)

11.2.2.12 Internal analog regulator voltage out of range error (INTREGA_ERR)

The internal analog regulator voltage out of range error bit is set if the internal analog

regulator voltage falls outside expected limits. A common timer is used for all error bits

in the DEVSTAT1 register. If any supply error is present, the timer is reset to tUVOV_RCV.

This bit is cleared based on the state of the SUP_ERR_DIS bit in the DEVLOCK_WR

FXLS9xxxx

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 8 February 2021

46 / 254

FXLS93421 데이터시트(PDF) 46 Page - NXP Semiconductors

FXLS93421 데이터시트(HTML) 46 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL